Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
66 lines
2.2 KiB
C
66 lines
2.2 KiB
C
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
/* -------------------------------------------------------------------- */
|
|
/* i2c-pcf8584.h: PCF 8584 global defines */
|
|
/* -------------------------------------------------------------------- */
|
|
/* Copyright (C) 1996 Simon G. Vogl
|
|
1999 Hans Berglund
|
|
|
|
*/
|
|
/* -------------------------------------------------------------------- */
|
|
|
|
/* With some changes from Frodo Looijaard <frodol@dds.nl> */
|
|
|
|
#ifndef I2C_PCF8584_H
|
|
#define I2C_PCF8584_H 1
|
|
|
|
/* ----- Control register bits ---------------------------------------- */
|
|
#define I2C_PCF_PIN 0x80
|
|
#define I2C_PCF_ESO 0x40
|
|
#define I2C_PCF_ES1 0x20
|
|
#define I2C_PCF_ES2 0x10
|
|
#define I2C_PCF_ENI 0x08
|
|
#define I2C_PCF_STA 0x04
|
|
#define I2C_PCF_STO 0x02
|
|
#define I2C_PCF_ACK 0x01
|
|
|
|
#define I2C_PCF_START (I2C_PCF_PIN | I2C_PCF_ESO | I2C_PCF_STA | I2C_PCF_ACK)
|
|
#define I2C_PCF_STOP (I2C_PCF_PIN | I2C_PCF_ESO | I2C_PCF_STO | I2C_PCF_ACK)
|
|
#define I2C_PCF_REPSTART ( I2C_PCF_ESO | I2C_PCF_STA | I2C_PCF_ACK)
|
|
#define I2C_PCF_IDLE (I2C_PCF_PIN | I2C_PCF_ESO | I2C_PCF_ACK)
|
|
|
|
/* ----- Status register bits ----------------------------------------- */
|
|
/*#define I2C_PCF_PIN 0x80 as above*/
|
|
|
|
#define I2C_PCF_INI 0x40 /* 1 if not initialized */
|
|
#define I2C_PCF_STS 0x20
|
|
#define I2C_PCF_BER 0x10
|
|
#define I2C_PCF_AD0 0x08
|
|
#define I2C_PCF_LRB 0x08
|
|
#define I2C_PCF_AAS 0x04
|
|
#define I2C_PCF_LAB 0x02
|
|
#define I2C_PCF_BB 0x01
|
|
|
|
/* ----- Chip clock frequencies --------------------------------------- */
|
|
#define I2C_PCF_CLK3 0x00
|
|
#define I2C_PCF_CLK443 0x10
|
|
#define I2C_PCF_CLK6 0x14
|
|
#define I2C_PCF_CLK 0x18
|
|
#define I2C_PCF_CLK12 0x1c
|
|
|
|
/* ----- transmission frequencies ------------------------------------- */
|
|
#define I2C_PCF_TRNS90 0x00 /* 90 kHz */
|
|
#define I2C_PCF_TRNS45 0x01 /* 45 kHz */
|
|
#define I2C_PCF_TRNS11 0x02 /* 11 kHz */
|
|
#define I2C_PCF_TRNS15 0x03 /* 1.5 kHz */
|
|
|
|
|
|
/* ----- Access to internal registers according to ES1,ES2 ------------ */
|
|
/* they are mapped to the data port ( a0 = 0 ) */
|
|
/* available when ESO == 0 : */
|
|
|
|
#define I2C_PCF_OWNADR 0
|
|
#define I2C_PCF_INTREG I2C_PCF_ES2
|
|
#define I2C_PCF_CLKREG I2C_PCF_ES1
|
|
|
|
#endif /* I2C_PCF8584_H */
|