Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
16 lines
458 B
C
16 lines
458 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
#ifndef _DT_BINDINGS_SAMSUNG_I2S_H
|
|
#define _DT_BINDINGS_SAMSUNG_I2S_H
|
|
|
|
#define CLK_I2S_CDCLK 0 /* the CDCLK (CODECLKO) gate clock */
|
|
|
|
#define CLK_I2S_RCLK_SRC 1 /* the RCLKSRC mux clock (corresponding to
|
|
* RCLKSRC bit in IISMOD register)
|
|
*/
|
|
|
|
#define CLK_I2S_RCLK_PSR 2 /* the RCLK prescaler divider clock
|
|
* (corresponding to the IISPSR register)
|
|
*/
|
|
|
|
#endif /* _DT_BINDINGS_SAMSUNG_I2S_H */
|