Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
17 lines
571 B
C
17 lines
571 B
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
|
|
#include <linux/compiler.h>
|
|
#include <linux/types.h>
|
|
|
|
extern int pxa25x_clocks_init(void __iomem *regs);
|
|
extern int pxa27x_clocks_init(void __iomem *regs);
|
|
extern int pxa3xx_clocks_init(void __iomem *regs, void __iomem *oscc_reg);
|
|
|
|
#ifdef CONFIG_PXA3xx
|
|
extern unsigned pxa3xx_get_clk_frequency_khz(int);
|
|
extern void pxa3xx_clk_update_accr(u32 disable, u32 enable, u32 xclkcfg, u32 mask);
|
|
#else
|
|
#define pxa3xx_get_clk_frequency_khz(x) (0)
|
|
#define pxa3xx_clk_update_accr(disable, enable, xclkcfg, mask) do { } while (0)
|
|
#endif
|