Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
134 lines
2.9 KiB
YAML
134 lines
2.9 KiB
YAML
# SPDX-License-Identifier: GPL-2.0
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/arm/altera/socfpga-clk-manager.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Altera SOCFPGA Clock Manager
|
|
|
|
maintainers:
|
|
- Dinh Nguyen <dinguyen@kernel.org>
|
|
|
|
description:
|
|
This binding describes the Altera SOCFGPA Clock Manager and its associated
|
|
tree of clocks, pll's, and clock gates for the Cyclone5, Arria5 and Arria10
|
|
chip families.
|
|
|
|
properties:
|
|
compatible:
|
|
items:
|
|
- const: altr,clk-mgr
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
type: object
|
|
additionalProperties: false
|
|
|
|
properties:
|
|
'#address-cells':
|
|
const: 1
|
|
|
|
'#size-cells':
|
|
const: 0
|
|
|
|
patternProperties:
|
|
'^osc[0-9]$':
|
|
type: object
|
|
|
|
'^[a-z0-9,_]+(clk|pll|clk_gate|clk_divided)(@[a-f0-9]+)?$':
|
|
type: object
|
|
$ref: '#/$defs/clock-props'
|
|
unevaluatedProperties: false
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- altr,socfpga-pll-clock
|
|
- altr,socfpga-perip-clk
|
|
- altr,socfpga-gate-clk
|
|
- altr,socfpga-a10-pll-clock
|
|
- altr,socfpga-a10-perip-clk
|
|
- altr,socfpga-a10-gate-clk
|
|
- fixed-clock
|
|
|
|
clocks:
|
|
description: one or more phandles to input clock
|
|
minItems: 1
|
|
maxItems: 5
|
|
|
|
'#address-cells':
|
|
const: 1
|
|
|
|
'#size-cells':
|
|
const: 0
|
|
|
|
patternProperties:
|
|
'^[a-z0-9,_]+(clk|pll)(@[a-f0-9]+)?$':
|
|
type: object
|
|
$ref: '#/$defs/clock-props'
|
|
unevaluatedProperties: false
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- altr,socfpga-perip-clk
|
|
- altr,socfpga-gate-clk
|
|
- altr,socfpga-a10-perip-clk
|
|
- altr,socfpga-a10-gate-clk
|
|
|
|
clocks:
|
|
description: one or more phandles to input clock
|
|
minItems: 1
|
|
maxItems: 4
|
|
|
|
required:
|
|
- compatible
|
|
- clocks
|
|
- '#clock-cells'
|
|
|
|
required:
|
|
- compatible
|
|
- '#clock-cells'
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
|
|
additionalProperties: false
|
|
|
|
$defs:
|
|
clock-props:
|
|
properties:
|
|
reg:
|
|
maxItems: 1
|
|
|
|
'#clock-cells':
|
|
const: 0
|
|
|
|
clk-gate:
|
|
$ref: /schemas/types.yaml#/definitions/uint32-array
|
|
items:
|
|
- description: gating register offset
|
|
- description: bit index
|
|
|
|
div-reg:
|
|
$ref: /schemas/types.yaml#/definitions/uint32-array
|
|
items:
|
|
- description: divider register offset
|
|
- description: bit shift
|
|
- description: bit width
|
|
|
|
fixed-divider:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
|
|
examples:
|
|
- |
|
|
clkmgr@ffd04000 {
|
|
compatible = "altr,clk-mgr";
|
|
reg = <0xffd04000 0x1000>;
|
|
};
|
|
|
|
...
|