Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
65 lines
1.5 KiB
YAML
65 lines
1.5 KiB
YAML
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/amlogic,a1-pll-clkc.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Amlogic A1 PLL Clock Control Unit
|
|
|
|
maintainers:
|
|
- Neil Armstrong <neil.armstrong@linaro.org>
|
|
- Jerome Brunet <jbrunet@baylibre.com>
|
|
- Jian Hu <jian.hu@jian.hu.com>
|
|
- Dmitry Rokosov <ddrokosov@sberdevices.ru>
|
|
|
|
properties:
|
|
compatible:
|
|
const: amlogic,a1-pll-clkc
|
|
|
|
'#clock-cells':
|
|
const: 1
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
items:
|
|
- description: input fixpll_in
|
|
- description: input hifipll_in
|
|
- description: input syspll_in
|
|
minItems: 2 # syspll_in is optional
|
|
|
|
clock-names:
|
|
items:
|
|
- const: fixpll_in
|
|
- const: hifipll_in
|
|
- const: syspll_in
|
|
minItems: 2 # syspll_in is optional
|
|
|
|
required:
|
|
- compatible
|
|
- '#clock-cells'
|
|
- reg
|
|
- clocks
|
|
- clock-names
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/amlogic,a1-peripherals-clkc.h>
|
|
apb {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
clock-controller@7c80 {
|
|
compatible = "amlogic,a1-pll-clkc";
|
|
reg = <0 0x7c80 0 0x18c>;
|
|
#clock-cells = <1>;
|
|
clocks = <&clkc_periphs CLKID_FIXPLL_IN>,
|
|
<&clkc_periphs CLKID_HIFIPLL_IN>,
|
|
<&clkc_periphs CLKID_SYSPLL_IN>;
|
|
clock-names = "fixpll_in", "hifipll_in", "syspll_in";
|
|
};
|
|
};
|