Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
88 lines
2.3 KiB
YAML
88 lines
2.3 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/mediatek,infracfg.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: MediaTek Infrastructure System Configuration Controller
|
|
|
|
maintainers:
|
|
- Matthias Brugger <matthias.bgg@gmail.com>
|
|
|
|
description:
|
|
The Mediatek infracfg controller provides various clocks and reset outputs
|
|
to the system. The clock values can be found in <dt-bindings/clock/mt*-clk.h>
|
|
and <dt-bindings/clock/mediatek,mt*-infracfg.h>, and reset values in
|
|
<dt-bindings/reset/mt*-reset.h>, <dt-bindings/reset/mt*-resets.h> and
|
|
<dt-bindings/reset/mediatek,mt*-infracfg.h>.
|
|
|
|
properties:
|
|
compatible:
|
|
oneOf:
|
|
- items:
|
|
- enum:
|
|
- mediatek,mt2701-infracfg
|
|
- mediatek,mt2712-infracfg
|
|
- mediatek,mt6735-infracfg
|
|
- mediatek,mt6765-infracfg
|
|
- mediatek,mt6795-infracfg
|
|
- mediatek,mt6779-infracfg_ao
|
|
- mediatek,mt6797-infracfg
|
|
- mediatek,mt7622-infracfg
|
|
- mediatek,mt7629-infracfg
|
|
- mediatek,mt7981-infracfg
|
|
- mediatek,mt7986-infracfg
|
|
- mediatek,mt7988-infracfg
|
|
- mediatek,mt8135-infracfg
|
|
- mediatek,mt8167-infracfg
|
|
- mediatek,mt8173-infracfg
|
|
- mediatek,mt8183-infracfg
|
|
- mediatek,mt8516-infracfg
|
|
- const: syscon
|
|
- items:
|
|
- const: mediatek,mt7623-infracfg
|
|
- const: mediatek,mt2701-infracfg
|
|
- const: syscon
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
'#clock-cells':
|
|
const: 1
|
|
|
|
'#reset-cells':
|
|
const: 1
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- '#clock-cells'
|
|
|
|
if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- mediatek,mt2701-infracfg
|
|
- mediatek,mt2712-infracfg
|
|
- mediatek,mt6795-infracfg
|
|
- mediatek,mt7622-infracfg
|
|
- mediatek,mt7986-infracfg
|
|
- mediatek,mt8135-infracfg
|
|
- mediatek,mt8173-infracfg
|
|
- mediatek,mt8183-infracfg
|
|
then:
|
|
required:
|
|
- '#reset-cells'
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
infracfg: clock-controller@10001000 {
|
|
compatible = "mediatek,mt8173-infracfg", "syscon";
|
|
reg = <0x10001000 0x1000>;
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
};
|