Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
37 lines
835 B
YAML
37 lines
835 B
YAML
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/fpga/xlnx,zynqmp-pcap-fpga.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Xilinx Zynq Ultrascale MPSoC FPGA Manager
|
|
|
|
maintainers:
|
|
- Nava kishore Manne <nava.kishore.manne@amd.com>
|
|
|
|
description: |
|
|
Device Tree Bindings for Zynq Ultrascale MPSoC FPGA Manager.
|
|
The ZynqMP SoC uses the PCAP (Processor Configuration Port) to
|
|
configure the Programmable Logic (PL). The configuration uses the
|
|
firmware interface.
|
|
|
|
properties:
|
|
compatible:
|
|
const: xlnx,zynqmp-pcap-fpga
|
|
|
|
required:
|
|
- compatible
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
firmware {
|
|
zynqmp_firmware: zynqmp-firmware {
|
|
zynqmp_pcap: pcap {
|
|
compatible = "xlnx,zynqmp-pcap-fpga";
|
|
};
|
|
};
|
|
};
|
|
...
|