Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
61 lines
1.6 KiB
YAML
61 lines
1.6 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/interrupt-controller/microchip,pic32mzda-evic.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Microchip PIC32 EVIC Interrupt Controller
|
|
|
|
maintainers:
|
|
- Cristian Birsan <cristian.birsan@microchip.com>
|
|
|
|
description: >
|
|
The Microchip PIC32 contains an Enhanced Vectored Interrupt Controller (EVIC).
|
|
It handles all internal and external interrupts. This controller exists
|
|
outside of the CPU and is the arbitrator of all interrupts (including
|
|
interrupts from the CPU itself) before they are presented to the CPU.
|
|
|
|
External interrupts have a software configurable edge polarity. Non external
|
|
interrupts have a type and polarity that is determined by the source of the
|
|
interrupt.
|
|
|
|
properties:
|
|
compatible:
|
|
items:
|
|
- const: microchip,pic32mzda-evic
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupt-controller: true
|
|
|
|
'#interrupt-cells':
|
|
const: 2
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
microchip,external-irqs:
|
|
description:
|
|
External interrupts with software polarity configuration corresponding to
|
|
the INTCON SFR bits.
|
|
$ref: /schemas/types.yaml#/definitions/uint32-array
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- interrupt-controller
|
|
- '#interrupt-cells'
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
interrupt-controller@1f810000 {
|
|
compatible = "microchip,pic32mzda-evic";
|
|
reg = <0x1f810000 0x1000>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
microchip,external-irqs = <3 8 13 18 23>;
|
|
};
|