Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
19 lines
512 B
Plaintext
19 lines
512 B
Plaintext
* Microchip PIC32 Watchdog Timer
|
|
|
|
When enabled, the watchdog peripheral can be used to reset the device if the
|
|
WDT is not cleared periodically in software.
|
|
|
|
Required properties:
|
|
- compatible: must be "microchip,pic32mzda-wdt".
|
|
- reg: physical base address of the controller and length of memory mapped
|
|
region.
|
|
- clocks: phandle of source clk. Should be <&rootclk LPRCCLK>.
|
|
|
|
Example:
|
|
|
|
watchdog@1f800800 {
|
|
compatible = "microchip,pic32mzda-wdt";
|
|
reg = <0x1f800800 0x200>;
|
|
clocks = <&rootclk LPRCCLK>;
|
|
};
|