Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
42 lines
1.3 KiB
Plaintext
42 lines
1.3 KiB
Plaintext
STMicroelectronics Low Power Controller (LPC) - Watchdog
|
|
========================================================
|
|
|
|
LPC currently supports Watchdog OR Real Time Clock OR Clocksource
|
|
functionality.
|
|
|
|
[See: ../rtc/rtc-st-lpc.txt for RTC options]
|
|
[See: ../timer/st,stih407-lpc for Clocksource options]
|
|
|
|
Required properties
|
|
|
|
- compatible : Should be: "st,stih407-lpc"
|
|
- reg : LPC registers base address + size
|
|
- interrupts : LPC interrupt line number and associated flags
|
|
- clocks : Clock used by LPC device (See: ../clock/clock-bindings.txt)
|
|
- st,lpc-mode : The LPC can run either one of three modes:
|
|
ST_LPC_MODE_RTC [0]
|
|
ST_LPC_MODE_WDT [1]
|
|
ST_LPC_MODE_CLKSRC [2]
|
|
One (and only one) mode must be selected.
|
|
|
|
Required properties [watchdog mode]
|
|
|
|
- st,syscfg : Phandle to syscfg node used to enable watchdog and configure
|
|
CPU reset type.
|
|
- timeout-sec : Watchdog timeout in seconds
|
|
|
|
Optional properties [watchdog mode]
|
|
|
|
- st,warm-reset : If present reset type will be 'warm' - if not it will be cold
|
|
|
|
Example:
|
|
lpc@fde05000 {
|
|
compatible = "st,stih407-lpc";
|
|
reg = <0xfde05000 0x1000>;
|
|
clocks = <&clk_s_d3_flexgen CLK_LPC_0>;
|
|
st,syscfg = <&syscfg_core>;
|
|
timeout-sec = <120>;
|
|
st,lpc-mode = <ST_LPC_MODE_WDT>;
|
|
st,warm-reset;
|
|
};
|