Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
25 lines
450 B
Devicetree
25 lines
450 B
Devicetree
// SPDX-License-Identifier: GPL-2.0-or-later
|
|
/*
|
|
* DTS file for SPEAr320s SoC
|
|
*
|
|
* Copyright 2021 Herve Codina <herve.codina@bootlin.com>
|
|
*/
|
|
|
|
/include/ "spear320.dtsi"
|
|
|
|
/ {
|
|
ahb {
|
|
apb {
|
|
gpiopinctrl: gpio@b3000000 {
|
|
/*
|
|
* The "RM0321 SPEAr320s address and map
|
|
* registers" document mentions interrupt 6
|
|
* (NPGIO_INTR) for the PL_GPIO interrupt.
|
|
*/
|
|
interrupts = <6>;
|
|
interrupt-parent = <&shirq>;
|
|
};
|
|
};
|
|
};
|
|
};
|