Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
22 lines
596 B
C
22 lines
596 B
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (c) 2012, NVIDIA CORPORATION. All rights reserved.
|
|
*/
|
|
|
|
#ifndef __MACH_TEGRA_IRAMMAP_H
|
|
#define __MACH_TEGRA_IRAMMAP_H
|
|
|
|
#include <linux/sizes.h>
|
|
|
|
/* The first 1K of IRAM is permanently reserved for the CPU reset handler */
|
|
#define TEGRA_IRAM_RESET_HANDLER_OFFSET 0
|
|
#define TEGRA_IRAM_RESET_HANDLER_SIZE SZ_1K
|
|
|
|
/*
|
|
* This area is used for LPx resume vector, only while LPx power state is
|
|
* active. At other times, the AVP may use this area for arbitrary purposes
|
|
*/
|
|
#define TEGRA_IRAM_LPx_RESUME_AREA (TEGRA_IRAM_BASE + SZ_4K)
|
|
|
|
#endif
|