Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
92 lines
1.2 KiB
Devicetree
92 lines
1.2 KiB
Devicetree
// SPDX-License-Identifier: BSD-3-Clause
|
|
/*
|
|
* Copyright 2025 Cix Technology Group Co., Ltd.
|
|
*
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include "sky1.dtsi"
|
|
#include "sky1-pinfunc.h"
|
|
|
|
/ {
|
|
model = "Radxa Orion O6";
|
|
compatible = "radxa,orion-o6", "cix,sky1";
|
|
|
|
aliases {
|
|
serial2 = &uart2;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = &uart2;
|
|
};
|
|
|
|
reserved-memory {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
linux,cma {
|
|
compatible = "shared-dma-pool";
|
|
reusable;
|
|
size = <0x0 0x28000000>;
|
|
linux,cma-default;
|
|
};
|
|
};
|
|
|
|
};
|
|
|
|
&iomuxc {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_hog>;
|
|
|
|
pinctrl_hog: hog-cfg {
|
|
pins {
|
|
pinmux = <CIX_PAD_GPIO144_FUNC_GPIO144>,
|
|
<CIX_PAD_GPIO145_FUNC_GPIO145>,
|
|
<CIX_PAD_GPIO146_FUNC_GPIO146>,
|
|
<CIX_PAD_GPIO147_FUNC_GPIO147>;
|
|
bias-pull-down;
|
|
drive-strength = <8>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&iomuxc_s5 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_hog_s5>;
|
|
|
|
pinctrl_hog_s5: hog-s5-cfg {
|
|
pins {
|
|
pinmux = <CIX_PAD_GPIO014_FUNC_GPIO014>;
|
|
bias-pull-up;
|
|
drive-strength = <8>;
|
|
|
|
};
|
|
};
|
|
};
|
|
|
|
&pcie_x8_rc {
|
|
status = "okay";
|
|
};
|
|
|
|
&pcie_x4_rc {
|
|
status = "okay";
|
|
};
|
|
|
|
&pcie_x2_rc {
|
|
status = "okay";
|
|
};
|
|
|
|
&pcie_x1_0_rc {
|
|
status = "okay";
|
|
};
|
|
|
|
&pcie_x1_1_rc {
|
|
status = "okay";
|
|
};
|
|
|
|
&uart2 {
|
|
status = "okay";
|
|
};
|