Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
96 lines
1.8 KiB
Devicetree
96 lines
1.8 KiB
Devicetree
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
/*
|
|
* Copyright (c) 2021 SUSE LLC
|
|
* Copyright 2019-2021, 2024 NXP
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include "s32g2.dtsi"
|
|
#include "s32gxxxa-rdb.dtsi"
|
|
|
|
/ {
|
|
model = "NXP S32G2 Reference Design Board 2 (S32G-VNP-RDB2)";
|
|
compatible = "nxp,s32g274a-rdb2", "nxp,s32g2";
|
|
|
|
aliases {
|
|
ethernet0 = &gmac0;
|
|
serial0 = &uart0;
|
|
serial1 = &uart1;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "serial0:115200n8";
|
|
};
|
|
|
|
/* 4GiB RAM */
|
|
memory@80000000 {
|
|
device_type = "memory";
|
|
reg = <0x0 0x80000000 0 0x80000000>,
|
|
<0x8 0x80000000 0 0x80000000>;
|
|
};
|
|
};
|
|
|
|
/* UART (J2) to Micro USB port */
|
|
&uart0 {
|
|
status = "okay";
|
|
};
|
|
|
|
/* UART (J1) to Micro USB port */
|
|
&uart1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&stm0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&stm1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&stm2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&stm3 {
|
|
status = "okay";
|
|
};
|
|
|
|
&swt0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usdhc0 {
|
|
pinctrl-names = "default", "state_100mhz", "state_200mhz";
|
|
pinctrl-0 = <&pinctrl_usdhc0>;
|
|
pinctrl-1 = <&pinctrl_usdhc0_100mhz>;
|
|
pinctrl-2 = <&pinctrl_usdhc0_200mhz>;
|
|
disable-wp;
|
|
/* Remove no-1-8-v to enable higher speed modes for SD card.
|
|
* However, this is not enough to enable HS400 or HS200 modes for eMMC.
|
|
* In this case, the position of the resistor R797 must be changed
|
|
* from A to B before removing the property.
|
|
* If the property is removed without changing the resistor position,
|
|
* HS*00 may be enabled, but the interface might be unstable because of
|
|
* the wrong VCCQ voltage applied to the eMMC.
|
|
*/
|
|
no-1-8-v;
|
|
status = "okay";
|
|
};
|
|
|
|
&gmac0 {
|
|
clocks = <&clks 24>, <&clks 19>, <&clks 18>, <&clks 15>;
|
|
clock-names = "stmmaceth", "tx", "rx", "ptp_ref";
|
|
phy-mode = "rgmii-id";
|
|
phy-handle = <&rgmiiaphy1>;
|
|
status = "okay";
|
|
};
|
|
|
|
&gmac0mdio {
|
|
/* KSZ 9031 on RGMII */
|
|
rgmiiaphy1: ethernet-phy@1 {
|
|
reg = <1>;
|
|
};
|
|
};
|