Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
53 lines
1.0 KiB
Devicetree
53 lines
1.0 KiB
Devicetree
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Copyright (C) 2019 Marvell International Ltd.
|
|
*
|
|
* Device tree for the CN9130 SoC.
|
|
*/
|
|
|
|
#include "armada-ap807-quad.dtsi"
|
|
|
|
/ {
|
|
model = "Marvell Armada CN9130 SoC";
|
|
compatible = "marvell,cn9130", "marvell,armada-ap807-quad",
|
|
"marvell,armada-ap807";
|
|
|
|
aliases {
|
|
gpio1 = &cp0_gpio1;
|
|
gpio2 = &cp0_gpio2;
|
|
spi1 = &cp0_spi0;
|
|
spi2 = &cp0_spi1;
|
|
};
|
|
};
|
|
|
|
/*
|
|
* Instantiate the internal CP115
|
|
*/
|
|
|
|
#define CP11X_NAME cp0
|
|
#define CP11X_BASE f2000000
|
|
#define CP11X_PCIEx_MEM_BASE(iface) ((iface == 0) ? 0xc0000000 : \
|
|
0xe0000000 + ((iface - 1) * 0x1000000))
|
|
#define CP11X_PCIEx_MEM_SIZE(iface) ((iface == 0) ? 0x1ff00000 : 0xf00000)
|
|
#define CP11X_PCIE0_BASE f2600000
|
|
#define CP11X_PCIE1_BASE f2620000
|
|
#define CP11X_PCIE2_BASE f2640000
|
|
|
|
#include "armada-cp115.dtsi"
|
|
|
|
#undef CP11X_NAME
|
|
#undef CP11X_BASE
|
|
#undef CP11X_PCIEx_MEM_BASE
|
|
#undef CP11X_PCIEx_MEM_SIZE
|
|
#undef CP11X_PCIE0_BASE
|
|
#undef CP11X_PCIE1_BASE
|
|
#undef CP11X_PCIE2_BASE
|
|
|
|
&cp0_gpio1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&cp0_gpio2 {
|
|
status = "okay";
|
|
};
|