Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
17 lines
544 B
C
17 lines
544 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
#ifndef __ASM_MACH_LOONGSON64_IRQ_H_
|
|
#define __ASM_MACH_LOONGSON64_IRQ_H_
|
|
|
|
/* cpu core interrupt numbers */
|
|
#define NR_IRQS_LEGACY 16
|
|
#define NR_MIPS_CPU_IRQS 8
|
|
#define NR_MAX_CHAINED_IRQS 40 /* Chained IRQs means those not directly used by devices */
|
|
#define NR_IRQS (NR_IRQS_LEGACY + NR_MIPS_CPU_IRQS + NR_MAX_CHAINED_IRQS + 256)
|
|
#define MAX_IO_PICS 1
|
|
#define MIPS_CPU_IRQ_BASE NR_IRQS_LEGACY
|
|
#define GSI_MIN_CPU_IRQ 0
|
|
|
|
#include <asm/mach-generic/irq.h>
|
|
|
|
#endif /* __ASM_MACH_LOONGSON64_IRQ_H_ */
|