Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
233 lines
7.8 KiB
C
233 lines
7.8 KiB
C
/* SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) */
|
|
/*
|
|
* This header file defines the register offsets and bit fields
|
|
* of ENETC4 PF and VFs. Note that the same registers as ENETC
|
|
* version 1.0 are defined in the enetc_hw.h file.
|
|
*
|
|
* Copyright 2024 NXP
|
|
*/
|
|
#ifndef __ENETC4_HW_H_
|
|
#define __ENETC4_HW_H_
|
|
|
|
#define NXP_ENETC_VENDOR_ID 0x1131
|
|
#define NXP_ENETC_PF_DEV_ID 0xe101
|
|
#define NXP_ENETC_PPM_DEV_ID 0xe110
|
|
|
|
/**********************Station interface registers************************/
|
|
/* Station interface LSO segmentation flag mask register 0/1 */
|
|
#define ENETC4_SILSOSFMR0 0x1300
|
|
#define SILSOSFMR0_TCP_MID_SEG GENMASK(27, 16)
|
|
#define SILSOSFMR0_TCP_1ST_SEG GENMASK(11, 0)
|
|
#define SILSOSFMR0_VAL_SET(first, mid) (FIELD_PREP(SILSOSFMR0_TCP_MID_SEG, mid) | \
|
|
FIELD_PREP(SILSOSFMR0_TCP_1ST_SEG, first))
|
|
|
|
#define ENETC4_SILSOSFMR1 0x1304
|
|
#define SILSOSFMR1_TCP_LAST_SEG GENMASK(11, 0)
|
|
#define ENETC4_TCP_FLAGS_FIN BIT(0)
|
|
#define ENETC4_TCP_FLAGS_SYN BIT(1)
|
|
#define ENETC4_TCP_FLAGS_RST BIT(2)
|
|
#define ENETC4_TCP_FLAGS_PSH BIT(3)
|
|
#define ENETC4_TCP_FLAGS_ACK BIT(4)
|
|
#define ENETC4_TCP_FLAGS_URG BIT(5)
|
|
#define ENETC4_TCP_FLAGS_ECE BIT(6)
|
|
#define ENETC4_TCP_FLAGS_CWR BIT(7)
|
|
#define ENETC4_TCP_FLAGS_NS BIT(8)
|
|
/* According to tso_build_hdr(), clear all special flags for not last packet. */
|
|
#define ENETC4_TCP_NL_SEG_FLAGS_DMASK (ENETC4_TCP_FLAGS_FIN | \
|
|
ENETC4_TCP_FLAGS_RST | ENETC4_TCP_FLAGS_PSH)
|
|
|
|
/***************************ENETC port registers**************************/
|
|
#define ENETC4_ECAPR0 0x0
|
|
#define ECAPR0_RFS BIT(2)
|
|
#define ECAPR0_TSD BIT(5)
|
|
#define ECAPR0_RSS BIT(8)
|
|
#define ECAPR0_RSC BIT(9)
|
|
#define ECAPR0_LSO BIT(10)
|
|
#define ECAPR0_WO BIT(13)
|
|
|
|
#define ENETC4_ECAPR1 0x4
|
|
#define ECAPR1_NUM_TCS GENMASK(6, 4)
|
|
#define ECAPR1_NUM_MCH GENMASK(9, 8)
|
|
#define ECAPR1_NUM_UCH GENMASK(11, 10)
|
|
#define ECAPR1_NUM_MSIX GENMASK(22, 12)
|
|
#define ECAPR1_NUM_VSI GENMASK(27, 24)
|
|
#define ECAPR1_NUM_IPV BIT(31)
|
|
|
|
#define ENETC4_ECAPR2 0x8
|
|
#define ECAPR2_NUM_TX_BDR GENMASK(9, 0)
|
|
#define ECAPR2_NUM_RX_BDR GENMASK(25, 16)
|
|
|
|
#define ENETC4_PMR 0x10
|
|
#define PMR_SI_EN(a) BIT((16 + (a)))
|
|
|
|
/* Port Pause ON/OFF threshold register */
|
|
#define ENETC4_PPAUONTR 0x108
|
|
#define ENETC4_PPAUOFFTR 0x10c
|
|
|
|
/* Port Station interface promiscuous MAC mode register */
|
|
#define ENETC4_PSIPMMR 0x200
|
|
#define PSIPMMR_SI_MAC_UP(a) BIT(a) /* a = SI index */
|
|
#define PSIPMMR_SI_MAC_MP(a) BIT((a) + 16)
|
|
|
|
/* Port Station interface promiscuous VLAN mode register */
|
|
#define ENETC4_PSIPVMR 0x204
|
|
|
|
/* Port RSS key register n. n = 0,1,2,...,9 */
|
|
#define ENETC4_PRSSKR(n) ((n) * 0x4 + 0x250)
|
|
|
|
/* Port station interface MAC address filtering capability register */
|
|
#define ENETC4_PSIMAFCAPR 0x280
|
|
#define PSIMAFCAPR_NUM_MAC_AFTE GENMASK(11, 0)
|
|
|
|
/* Port station interface VLAN filtering capability register */
|
|
#define ENETC4_PSIVLANFCAPR 0x2c0
|
|
#define PSIVLANFCAPR_NUM_VLAN_FTE GENMASK(11, 0)
|
|
|
|
/* Port station interface VLAN filtering mode register */
|
|
#define ENETC4_PSIVLANFMR 0x2c4
|
|
#define PSIVLANFMR_VS BIT(0)
|
|
|
|
/* Port Station interface a primary MAC address registers */
|
|
#define ENETC4_PSIPMAR0(a) ((a) * 0x80 + 0x2000)
|
|
#define ENETC4_PSIPMAR1(a) ((a) * 0x80 + 0x2004)
|
|
|
|
/* Port station interface a configuration register 0/2 */
|
|
#define ENETC4_PSICFGR0(a) ((a) * 0x80 + 0x2010)
|
|
#define PSICFGR0_VASE BIT(13)
|
|
#define PSICFGR0_ASE BIT(15)
|
|
#define PSICFGR0_ANTI_SPOOFING (PSICFGR0_VASE | PSICFGR0_ASE)
|
|
|
|
#define ENETC4_PSICFGR2(a) ((a) * 0x80 + 0x2018)
|
|
#define PSICFGR2_NUM_MSIX GENMASK(5, 0)
|
|
|
|
/* Port station interface a unicast MAC hash filter register 0/1 */
|
|
#define ENETC4_PSIUMHFR0(a) ((a) * 0x80 + 0x2050)
|
|
#define ENETC4_PSIUMHFR1(a) ((a) * 0x80 + 0x2054)
|
|
|
|
/* Port station interface a multicast MAC hash filter register 0/1 */
|
|
#define ENETC4_PSIMMHFR0(a) ((a) * 0x80 + 0x2058)
|
|
#define ENETC4_PSIMMHFR1(a) ((a) * 0x80 + 0x205c)
|
|
|
|
/* Port station interface a VLAN hash filter register 0/1 */
|
|
#define ENETC4_PSIVHFR0(a) ((a) * 0x80 + 0x2060)
|
|
#define ENETC4_PSIVHFR1(a) ((a) * 0x80 + 0x2064)
|
|
|
|
#define ENETC4_PMCAPR 0x4004
|
|
#define PMCAPR_HD BIT(8)
|
|
#define PMCAPR_FP GENMASK(10, 9)
|
|
|
|
/* Port capability register */
|
|
#define ENETC4_PCAPR 0x4000
|
|
#define PCAPR_LINK_TYPE BIT(4)
|
|
|
|
/* Port configuration register */
|
|
#define ENETC4_PCR 0x4010
|
|
#define PCR_HDR_FMT BIT(0)
|
|
#define PCR_L2DOSE BIT(4)
|
|
#define PCR_TIMER_CS BIT(8)
|
|
#define PCR_PSPEED GENMASK(29, 16)
|
|
#define PCR_PSPEED_VAL(speed) (((speed) / 10 - 1) << 16)
|
|
|
|
/* Port MAC address register 0/1 */
|
|
#define ENETC4_PMAR0 0x4020
|
|
#define ENETC4_PMAR1 0x4024
|
|
|
|
/* Port operational register */
|
|
#define ENETC4_POR 0x4100
|
|
|
|
/* Port traffic class a transmit maximum SDU register */
|
|
#define ENETC4_PTCTMSDUR(a) ((a) * 0x20 + 0x4208)
|
|
#define PTCTMSDUR_MAXSDU GENMASK(15, 0)
|
|
#define PTCTMSDUR_SDU_TYPE GENMASK(17, 16)
|
|
#define SDU_TYPE_PPDU 0
|
|
#define SDU_TYPE_MPDU 1
|
|
#define SDU_TYPE_MSDU 2
|
|
|
|
#define ENETC4_PMAC_OFFSET 0x400
|
|
#define ENETC4_PM_CMD_CFG(mac) (0x5008 + (mac) * 0x400)
|
|
#define PM_CMD_CFG_TX_EN BIT(0)
|
|
#define PM_CMD_CFG_RX_EN BIT(1)
|
|
#define PM_CMD_CFG_PAUSE_FWD BIT(7)
|
|
#define PM_CMD_CFG_PAUSE_IGN BIT(8)
|
|
#define PM_CMD_CFG_TX_ADDR_INS BIT(9)
|
|
#define PM_CMD_CFG_LOOP_EN BIT(10)
|
|
#define PM_CMD_CFG_LPBK_MODE GENMASK(12, 11)
|
|
#define LPBCK_MODE_EXT_TX_CLK 0
|
|
#define LPBCK_MODE_MAC_LEVEL 1
|
|
#define LPBCK_MODE_INT_TX_CLK 2
|
|
#define PM_CMD_CFG_CNT_FRM_EN BIT(13)
|
|
#define PM_CMD_CFG_TXP BIT(15)
|
|
#define PM_CMD_CFG_SEND_IDLE BIT(16)
|
|
#define PM_CMD_CFG_HD_FCEN BIT(18)
|
|
#define PM_CMD_CFG_SFD BIT(21)
|
|
#define PM_CMD_CFG_TX_FLUSH BIT(22)
|
|
#define PM_CMD_CFG_TX_LOWP_EN BIT(23)
|
|
#define PM_CMD_CFG_RX_LOWP_EMPTY BIT(24)
|
|
#define PM_CMD_CFG_SWR BIT(26)
|
|
#define PM_CMD_CFG_TS_MODE BIT(30)
|
|
#define PM_CMD_CFG_MG BIT(31)
|
|
|
|
/* Port MAC 0/1 Maximum Frame Length Register */
|
|
#define ENETC4_PM_MAXFRM(mac) (0x5014 + (mac) * 0x400)
|
|
|
|
/* Port internal MDIO base address, use to access PCS */
|
|
#define ENETC4_PM_IMDIO_BASE 0x5030
|
|
|
|
/* Port MAC 0/1 Pause Quanta Register */
|
|
#define ENETC4_PM_PAUSE_QUANTA(mac) (0x5054 + (mac) * 0x400)
|
|
|
|
/* Port MAC 0/1 Pause Quanta Threshold Register */
|
|
#define ENETC4_PM_PAUSE_THRESH(mac) (0x5064 + (mac) * 0x400)
|
|
|
|
#define ENETC4_PM_SINGLE_STEP(mac) (0x50c0 + (mac) * 0x400)
|
|
#define PM_SINGLE_STEP_CH BIT(6)
|
|
#define PM_SINGLE_STEP_OFFSET GENMASK(15, 7)
|
|
#define PM_SINGLE_STEP_OFFSET_SET(o) FIELD_PREP(PM_SINGLE_STEP_OFFSET, o)
|
|
#define PM_SINGLE_STEP_EN BIT(31)
|
|
|
|
/* Port MAC 0 Interface Mode Control Register */
|
|
#define ENETC4_PM_IF_MODE(mac) (0x5300 + (mac) * 0x400)
|
|
#define PM_IF_MODE_IFMODE GENMASK(2, 0)
|
|
#define IFMODE_XGMII 0
|
|
#define IFMODE_RMII 3
|
|
#define IFMODE_RGMII 4
|
|
#define IFMODE_SGMII 5
|
|
#define PM_IF_MODE_REVMII BIT(3)
|
|
#define PM_IF_MODE_M10 BIT(4)
|
|
#define PM_IF_MODE_HD BIT(6)
|
|
#define PM_IF_MODE_SSP GENMASK(14, 13)
|
|
#define SSP_100M 0
|
|
#define SSP_10M 1
|
|
#define SSP_1G 2
|
|
#define PM_IF_MODE_ENA BIT(15)
|
|
|
|
/* Port external MDIO Base address, use to access off-chip PHY */
|
|
#define ENETC4_EMDIO_BASE 0x5c00
|
|
|
|
/**********************ENETC Pseudo MAC port registers************************/
|
|
/* Port pseudo MAC receive octets counter (64-bit) */
|
|
#define ENETC4_PPMROCR 0x5080
|
|
|
|
/* Port pseudo MAC receive unicast frame counter register (64-bit) */
|
|
#define ENETC4_PPMRUFCR 0x5088
|
|
|
|
/* Port pseudo MAC receive multicast frame counter register (64-bit) */
|
|
#define ENETC4_PPMRMFCR 0x5090
|
|
|
|
/* Port pseudo MAC receive broadcast frame counter register (64-bit) */
|
|
#define ENETC4_PPMRBFCR 0x5098
|
|
|
|
/* Port pseudo MAC transmit octets counter (64-bit) */
|
|
#define ENETC4_PPMTOCR 0x50c0
|
|
|
|
/* Port pseudo MAC transmit unicast frame counter register (64-bit) */
|
|
#define ENETC4_PPMTUFCR 0x50c8
|
|
|
|
/* Port pseudo MAC transmit multicast frame counter register (64-bit) */
|
|
#define ENETC4_PPMTMFCR 0x50d0
|
|
|
|
/* Port pseudo MAC transmit broadcast frame counter register (64-bit) */
|
|
#define ENETC4_PPMTBFCR 0x50d8
|
|
|
|
#endif
|