Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
28 lines
922 B
C
28 lines
922 B
C
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
*
|
|
* Copyright (C) 2025 Renesas Electronics Corp.
|
|
*/
|
|
#ifndef __DT_BINDINGS_CLOCK_RENESAS_R9A09G056_CPG_H__
|
|
#define __DT_BINDINGS_CLOCK_RENESAS_R9A09G056_CPG_H__
|
|
|
|
#include <dt-bindings/clock/renesas-cpg-mssr.h>
|
|
|
|
/* Core Clock list */
|
|
#define R9A09G056_SYS_0_PCLK 0
|
|
#define R9A09G056_CA55_0_CORE_CLK0 1
|
|
#define R9A09G056_CA55_0_CORE_CLK1 2
|
|
#define R9A09G056_CA55_0_CORE_CLK2 3
|
|
#define R9A09G056_CA55_0_CORE_CLK3 4
|
|
#define R9A09G056_CA55_0_PERIPHCLK 5
|
|
#define R9A09G056_CM33_CLK0 6
|
|
#define R9A09G056_CST_0_SWCLKTCK 7
|
|
#define R9A09G056_IOTOP_0_SHCLK 8
|
|
#define R9A09G056_USB2_0_CLK_CORE0 9
|
|
#define R9A09G056_GBETH_0_CLK_PTP_REF_I 10
|
|
#define R9A09G056_GBETH_1_CLK_PTP_REF_I 11
|
|
#define R9A09G056_SPI_CLK_SPI 12
|
|
#define R9A09G056_USB3_0_REF_ALT_CLK_P 13
|
|
#define R9A09G056_USB3_0_CLKCORE 14
|
|
|
|
#endif /* __DT_BINDINGS_CLOCK_RENESAS_R9A09G056_CPG_H__ */
|