Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
21 lines
449 B
C
21 lines
449 B
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Delta TN48M CPLD GPIO driver
|
|
*
|
|
* Copyright (C) 2021 Sartura Ltd.
|
|
*
|
|
* Author: Robert Marko <robert.marko@sartura.hr>
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_RESET_TN48M_H
|
|
#define _DT_BINDINGS_RESET_TN48M_H
|
|
|
|
#define CPU_88F7040_RESET 0
|
|
#define CPU_88F6820_RESET 1
|
|
#define MAC_98DX3265_RESET 2
|
|
#define PHY_88E1680_RESET 3
|
|
#define PHY_88E1512_RESET 4
|
|
#define POE_RESET 5
|
|
|
|
#endif /* _DT_BINDINGS_RESET_TN48M_H */
|