Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
94 lines
1.7 KiB
C
94 lines
1.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* mt8195-audsys-clkid.h -- Mediatek 8195 audsys clock id definition
|
|
*
|
|
* Copyright (c) 2021 MediaTek Inc.
|
|
* Author: Trevor Wu <trevor.wu@mediatek.com>
|
|
*/
|
|
|
|
#ifndef _MT8195_AUDSYS_CLKID_H_
|
|
#define _MT8195_AUDSYS_CLKID_H_
|
|
|
|
enum{
|
|
CLK_AUD_AFE,
|
|
CLK_AUD_LRCK_CNT,
|
|
CLK_AUD_SPDIFIN_TUNER_APLL,
|
|
CLK_AUD_SPDIFIN_TUNER_DBG,
|
|
CLK_AUD_UL_TML,
|
|
CLK_AUD_APLL1_TUNER,
|
|
CLK_AUD_APLL2_TUNER,
|
|
CLK_AUD_TOP0_SPDF,
|
|
CLK_AUD_APLL,
|
|
CLK_AUD_APLL2,
|
|
CLK_AUD_DAC,
|
|
CLK_AUD_DAC_PREDIS,
|
|
CLK_AUD_TML,
|
|
CLK_AUD_ADC,
|
|
CLK_AUD_DAC_HIRES,
|
|
CLK_AUD_A1SYS_HP,
|
|
CLK_AUD_AFE_DMIC1,
|
|
CLK_AUD_AFE_DMIC2,
|
|
CLK_AUD_AFE_DMIC3,
|
|
CLK_AUD_AFE_DMIC4,
|
|
CLK_AUD_AFE_26M_DMIC_TM,
|
|
CLK_AUD_UL_TML_HIRES,
|
|
CLK_AUD_ADC_HIRES,
|
|
CLK_AUD_ADDA6_ADC,
|
|
CLK_AUD_ADDA6_ADC_HIRES,
|
|
CLK_AUD_LINEIN_TUNER,
|
|
CLK_AUD_EARC_TUNER,
|
|
CLK_AUD_I2SIN,
|
|
CLK_AUD_TDM_IN,
|
|
CLK_AUD_I2S_OUT,
|
|
CLK_AUD_TDM_OUT,
|
|
CLK_AUD_HDMI_OUT,
|
|
CLK_AUD_ASRC11,
|
|
CLK_AUD_ASRC12,
|
|
CLK_AUD_MULTI_IN,
|
|
CLK_AUD_INTDIR,
|
|
CLK_AUD_A1SYS,
|
|
CLK_AUD_A2SYS,
|
|
CLK_AUD_PCMIF,
|
|
CLK_AUD_A3SYS,
|
|
CLK_AUD_A4SYS,
|
|
CLK_AUD_MEMIF_UL1,
|
|
CLK_AUD_MEMIF_UL2,
|
|
CLK_AUD_MEMIF_UL3,
|
|
CLK_AUD_MEMIF_UL4,
|
|
CLK_AUD_MEMIF_UL5,
|
|
CLK_AUD_MEMIF_UL6,
|
|
CLK_AUD_MEMIF_UL8,
|
|
CLK_AUD_MEMIF_UL9,
|
|
CLK_AUD_MEMIF_UL10,
|
|
CLK_AUD_MEMIF_DL2,
|
|
CLK_AUD_MEMIF_DL3,
|
|
CLK_AUD_MEMIF_DL6,
|
|
CLK_AUD_MEMIF_DL7,
|
|
CLK_AUD_MEMIF_DL8,
|
|
CLK_AUD_MEMIF_DL10,
|
|
CLK_AUD_MEMIF_DL11,
|
|
CLK_AUD_GASRC0,
|
|
CLK_AUD_GASRC1,
|
|
CLK_AUD_GASRC2,
|
|
CLK_AUD_GASRC3,
|
|
CLK_AUD_GASRC4,
|
|
CLK_AUD_GASRC5,
|
|
CLK_AUD_GASRC6,
|
|
CLK_AUD_GASRC7,
|
|
CLK_AUD_GASRC8,
|
|
CLK_AUD_GASRC9,
|
|
CLK_AUD_GASRC10,
|
|
CLK_AUD_GASRC11,
|
|
CLK_AUD_GASRC12,
|
|
CLK_AUD_GASRC13,
|
|
CLK_AUD_GASRC14,
|
|
CLK_AUD_GASRC15,
|
|
CLK_AUD_GASRC16,
|
|
CLK_AUD_GASRC17,
|
|
CLK_AUD_GASRC18,
|
|
CLK_AUD_GASRC19,
|
|
CLK_AUD_NR_CLK,
|
|
};
|
|
|
|
#endif
|