Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
65 lines
1.4 KiB
YAML
65 lines
1.4 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/arm/hisilicon/controller/hi3798cv200-perictrl.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Hisilicon Hi3798CV200 Peripheral Controller
|
|
|
|
maintainers:
|
|
- Wei Xu <xuwei5@hisilicon.com>
|
|
|
|
description: |
|
|
The Hi3798CV200 Peripheral Controller controls peripherals, queries
|
|
their status, and configures some functions of peripherals.
|
|
|
|
properties:
|
|
compatible:
|
|
items:
|
|
- const: hisilicon,hi3798cv200-perictrl
|
|
- const: syscon
|
|
- const: simple-mfd
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
"#address-cells":
|
|
const: 1
|
|
|
|
"#size-cells":
|
|
const: 1
|
|
|
|
ranges: true
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- "#address-cells"
|
|
- "#size-cells"
|
|
- ranges
|
|
|
|
additionalProperties:
|
|
type: object
|
|
|
|
examples:
|
|
- |
|
|
peripheral-controller@8a20000 {
|
|
compatible = "hisilicon,hi3798cv200-perictrl", "syscon", "simple-mfd";
|
|
reg = <0x8a20000 0x1000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges = <0x0 0x8a20000 0x1000>;
|
|
|
|
phy@850 {
|
|
compatible = "hisilicon,hi3798cv200-combphy";
|
|
reg = <0x850 0x8>;
|
|
#phy-cells = <1>;
|
|
clocks = <&crg 42>;
|
|
resets = <&crg 0x188 4>;
|
|
assigned-clocks = <&crg 42>;
|
|
assigned-clock-rates = <100000000>;
|
|
hisilicon,fixed-mode = <4>;
|
|
};
|
|
};
|
|
...
|