Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
41 lines
909 B
Plaintext
41 lines
909 B
Plaintext
Binding for a ST pll clock driver.
|
|
|
|
This binding uses the common clock binding[1].
|
|
Base address is located to the parent node. See clock binding[2]
|
|
|
|
[1] Documentation/devicetree/bindings/clock/clock-bindings.txt
|
|
[2] Documentation/devicetree/bindings/clock/st/st,clkgen.txt
|
|
|
|
Required properties:
|
|
|
|
- compatible : shall be:
|
|
"st,clkgen-pll0"
|
|
"st,clkgen-pll0-a0"
|
|
"st,clkgen-pll0-c0"
|
|
"st,clkgen-pll1"
|
|
"st,clkgen-pll1-c0"
|
|
"st,stih407-clkgen-plla9"
|
|
"st,stih418-clkgen-plla9"
|
|
|
|
- #clock-cells : From common clock binding; shall be set to 1.
|
|
|
|
- clocks : From common clock binding
|
|
|
|
- clock-output-names : From common clock binding.
|
|
|
|
Example:
|
|
|
|
clockgen-a9@92b0000 {
|
|
compatible = "st,clkgen-c32";
|
|
reg = <0x92b0000 0xffff>;
|
|
|
|
clockgen_a9_pll: clockgen-a9-pll {
|
|
#clock-cells = <1>;
|
|
compatible = "st,stih407-clkgen-plla9";
|
|
|
|
clocks = <&clk_sysin>;
|
|
|
|
clock-output-names = "clockgen-a9-pll-odf";
|
|
};
|
|
};
|