Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
47 lines
971 B
YAML
47 lines
971 B
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/gpio/xlnx,zynqmp-gpio-modepin.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: ZynqMP Mode Pin GPIO controller
|
|
|
|
description:
|
|
PS_MODE is 4-bits boot mode pins sampled on POR deassertion. Mode Pin
|
|
GPIO controller with configurable from numbers of pins (from 0 to 3 per
|
|
PS_MODE). Every pin can be configured as input/output.
|
|
|
|
maintainers:
|
|
- Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
|
|
|
|
properties:
|
|
compatible:
|
|
const: xlnx,zynqmp-gpio-modepin
|
|
|
|
gpio-controller: true
|
|
|
|
"#gpio-cells":
|
|
const: 2
|
|
|
|
label: true
|
|
|
|
required:
|
|
- compatible
|
|
- gpio-controller
|
|
- "#gpio-cells"
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
zynqmp-firmware {
|
|
gpio {
|
|
compatible = "xlnx,zynqmp-gpio-modepin";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
label = "modepin";
|
|
};
|
|
};
|
|
|
|
...
|