Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
27 lines
756 B
Plaintext
27 lines
756 B
Plaintext
* Central Interrupt Unit
|
|
|
|
Properties:
|
|
- compatible: "cavium,octeon-3860-ciu"
|
|
|
|
Compatibility with all cn3XXX, cn5XXX and cn63XX SOCs.
|
|
|
|
- interrupt-controller: This is an interrupt controller.
|
|
|
|
- reg: The base address of the CIU's register bank.
|
|
|
|
- #interrupt-cells: Must be <2>. The first cell is the bank within
|
|
the CIU and may have a value of 0 or 1. The second cell is the bit
|
|
within the bank and may have a value between 0 and 63.
|
|
|
|
Example:
|
|
interrupt-controller@1070000000000 {
|
|
compatible = "cavium,octeon-3860-ciu";
|
|
interrupt-controller;
|
|
/* Interrupts are specified by two parts:
|
|
* 1) Controller register (0 or 1)
|
|
* 2) Bit within the register (0..63)
|
|
*/
|
|
#interrupt-cells = <2>;
|
|
reg = <0x10700 0x00000000 0x0 0x7000>;
|
|
};
|