Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
47 lines
1.0 KiB
YAML
47 lines
1.0 KiB
YAML
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/perf/starfive,jh8100-starlink-pmu.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: StarFive JH8100 StarLink PMU
|
|
|
|
maintainers:
|
|
- Ji Sheng Teoh <jisheng.teoh@starfivetech.com>
|
|
|
|
description:
|
|
StarFive's JH8100 StarLink PMU integrates one or more CPU cores with a
|
|
shared L3 memory system. The PMU support overflow interrupt, up to
|
|
16 programmable 64bit event counters, and an independent 64bit cycle
|
|
counter. StarFive's JH8100 StarLink PMU is accessed via MMIO.
|
|
|
|
properties:
|
|
compatible:
|
|
const: starfive,jh8100-starlink-pmu
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
soc {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
pmu@12900000 {
|
|
compatible = "starfive,jh8100-starlink-pmu";
|
|
reg = <0x0 0x12900000 0x0 0x10000>;
|
|
interrupts = <34>;
|
|
};
|
|
};
|