Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
28 lines
681 B
Devicetree
28 lines
681 B
Devicetree
// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
/*
|
|
* Device Tree Source for the RZ/Five SMARC EVK
|
|
*
|
|
* Copyright (C) 2022 Renesas Electronics Corp.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
/*
|
|
* DIP-Switch SW1 setting
|
|
* 1 : High; 0: Low
|
|
* SW1-2 : SW_SD0_DEV_SEL (0: uSD; 1: eMMC)
|
|
* SW1-3 : SW_ET0_EN_N (0: ETHER0; 1: CAN0, CAN1, SSI1, RSPI1)
|
|
* Please change below macros according to SW1 setting on the SoM
|
|
*/
|
|
#define SW_SW0_DEV_SEL 1
|
|
#define SW_ET0_EN_N 1
|
|
|
|
#include "r9a07g043f.dtsi"
|
|
#include "rzfive-smarc-som.dtsi"
|
|
#include "rzfive-smarc.dtsi"
|
|
|
|
/ {
|
|
model = "Renesas SMARC EVK based on r9a07g043f01";
|
|
compatible = "renesas,smarc-evk", "renesas,r9a07g043f01", "renesas,r9a07g043";
|
|
};
|