Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
48 lines
1.9 KiB
C
48 lines
1.9 KiB
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Copyright © 2025 Intel Corporation
|
|
*/
|
|
#ifndef _XE_CONFIGFS_H_
|
|
#define _XE_CONFIGFS_H_
|
|
|
|
#include <linux/limits.h>
|
|
#include <linux/types.h>
|
|
|
|
#include <xe_hw_engine_types.h>
|
|
|
|
struct pci_dev;
|
|
|
|
#if IS_ENABLED(CONFIG_CONFIGFS_FS)
|
|
int xe_configfs_init(void);
|
|
void xe_configfs_exit(void);
|
|
void xe_configfs_check_device(struct pci_dev *pdev);
|
|
bool xe_configfs_get_survivability_mode(struct pci_dev *pdev);
|
|
bool xe_configfs_primary_gt_allowed(struct pci_dev *pdev);
|
|
bool xe_configfs_media_gt_allowed(struct pci_dev *pdev);
|
|
u64 xe_configfs_get_engines_allowed(struct pci_dev *pdev);
|
|
bool xe_configfs_get_psmi_enabled(struct pci_dev *pdev);
|
|
u32 xe_configfs_get_ctx_restore_mid_bb(struct pci_dev *pdev, enum xe_engine_class,
|
|
const u32 **cs);
|
|
u32 xe_configfs_get_ctx_restore_post_bb(struct pci_dev *pdev, enum xe_engine_class,
|
|
const u32 **cs);
|
|
#ifdef CONFIG_PCI_IOV
|
|
unsigned int xe_configfs_get_max_vfs(struct pci_dev *pdev);
|
|
#endif
|
|
#else
|
|
static inline int xe_configfs_init(void) { return 0; }
|
|
static inline void xe_configfs_exit(void) { }
|
|
static inline void xe_configfs_check_device(struct pci_dev *pdev) { }
|
|
static inline bool xe_configfs_get_survivability_mode(struct pci_dev *pdev) { return false; }
|
|
static inline bool xe_configfs_primary_gt_allowed(struct pci_dev *pdev) { return true; }
|
|
static inline bool xe_configfs_media_gt_allowed(struct pci_dev *pdev) { return true; }
|
|
static inline u64 xe_configfs_get_engines_allowed(struct pci_dev *pdev) { return U64_MAX; }
|
|
static inline bool xe_configfs_get_psmi_enabled(struct pci_dev *pdev) { return false; }
|
|
static inline u32 xe_configfs_get_ctx_restore_mid_bb(struct pci_dev *pdev, enum xe_engine_class,
|
|
const u32 **cs) { return 0; }
|
|
static inline u32 xe_configfs_get_ctx_restore_post_bb(struct pci_dev *pdev, enum xe_engine_class,
|
|
const u32 **cs) { return 0; }
|
|
static inline unsigned int xe_configfs_get_max_vfs(struct pci_dev *pdev) { return UINT_MAX; }
|
|
#endif
|
|
|
|
#endif
|