Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
26 lines
574 B
C
26 lines
574 B
C
/* SPDX-License-Identifier: GPL-2.0 OR MIT */
|
|
/*
|
|
* This header provides constants for the ARM GIC.
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_INTERRUPT_CONTROLLER_ARM_GIC_H
|
|
#define _DT_BINDINGS_INTERRUPT_CONTROLLER_ARM_GIC_H
|
|
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
|
|
/* interrupt specifier cell 0 */
|
|
|
|
#define GIC_SPI 0
|
|
#define GIC_PPI 1
|
|
#define GIC_ESPI 2
|
|
#define GIC_EPPI 3
|
|
|
|
/*
|
|
* Interrupt specifier cell 2.
|
|
* The flags in irq.h are valid, plus those below.
|
|
*/
|
|
#define GIC_CPU_MASK_RAW(x) ((x) << 8)
|
|
#define GIC_CPU_MASK_SIMPLE(num) GIC_CPU_MASK_RAW((1 << (num)) - 1)
|
|
|
|
#endif
|