Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
12 lines
587 B
Plaintext
12 lines
587 B
Plaintext
What: /sys/devices/*/<our-device>/fuse
|
|
Date: February 2014
|
|
Contact: Peter De Schrijver <pdeschrijver@nvidia.com>
|
|
Description: read-only access to the efuses on Tegra20, Tegra30, Tegra114
|
|
and Tegra124 SoC's from NVIDIA. The efuses contain write once
|
|
data programmed at the factory. The data is laid out in 32bit
|
|
words in LSB first format. Each bit represents a single value
|
|
as decoded from the fuse registers. Bits order/assignment
|
|
exactly matches the HW registers, including any unused bits.
|
|
Users: any user space application which wants to read the efuses on
|
|
Tegra SoC's
|