Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
77 lines
1.8 KiB
YAML
77 lines
1.8 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/mediatek,mt8195-sys-clock.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: MediaTek System Clock Controller for MT8195
|
|
|
|
maintainers:
|
|
- Chun-Jie Chen <chun-jie.chen@mediatek.com>
|
|
|
|
description:
|
|
The clock architecture in Mediatek like below
|
|
PLLs -->
|
|
dividers -->
|
|
muxes
|
|
-->
|
|
clock gate
|
|
|
|
The apmixedsys provides most of PLLs which generated from SoC 26m.
|
|
The topckgen provides dividers and muxes which provide the clock source to other IP blocks.
|
|
The infracfg_ao and pericfg_ao provides clock gate in peripheral and infrastructure IP blocks.
|
|
|
|
properties:
|
|
compatible:
|
|
items:
|
|
- enum:
|
|
- mediatek,mt8195-topckgen
|
|
- mediatek,mt8195-infracfg_ao
|
|
- mediatek,mt8195-apmixedsys
|
|
- mediatek,mt8195-pericfg_ao
|
|
- const: syscon
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
'#clock-cells':
|
|
const: 1
|
|
|
|
'#reset-cells':
|
|
const: 1
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
topckgen: syscon@10000000 {
|
|
compatible = "mediatek,mt8195-topckgen", "syscon";
|
|
reg = <0x10000000 0x1000>;
|
|
#clock-cells = <1>;
|
|
};
|
|
|
|
- |
|
|
infracfg_ao: syscon@10001000 {
|
|
compatible = "mediatek,mt8195-infracfg_ao", "syscon";
|
|
reg = <0x10001000 0x1000>;
|
|
#clock-cells = <1>;
|
|
};
|
|
|
|
- |
|
|
apmixedsys: syscon@1000c000 {
|
|
compatible = "mediatek,mt8195-apmixedsys", "syscon";
|
|
reg = <0x1000c000 0x1000>;
|
|
#clock-cells = <1>;
|
|
};
|
|
|
|
- |
|
|
pericfg_ao: syscon@11003000 {
|
|
compatible = "mediatek,mt8195-pericfg_ao", "syscon";
|
|
reg = <0x11003000 0x1000>;
|
|
#clock-cells = <1>;
|
|
};
|