Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
47 lines
1.1 KiB
YAML
47 lines
1.1 KiB
YAML
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/starfive,jh7110-pll.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: StarFive JH7110 PLL Clock Generator
|
|
|
|
description:
|
|
These PLLs are high speed, low jitter frequency synthesizers in the JH7110.
|
|
Each PLL works in integer mode or fraction mode, with configuration
|
|
registers in the sys syscon. So the PLLs node should be a child of
|
|
SYS-SYSCON node.
|
|
The formula for calculating frequency is
|
|
Fvco = Fref * (NI + NF) / M / Q1
|
|
|
|
maintainers:
|
|
- Xingyu Wu <xingyu.wu@starfivetech.com>
|
|
|
|
properties:
|
|
compatible:
|
|
const: starfive,jh7110-pll
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
description: Main Oscillator (24 MHz)
|
|
|
|
'#clock-cells':
|
|
const: 1
|
|
description:
|
|
See <dt-bindings/clock/starfive,jh7110-crg.h> for valid indices.
|
|
|
|
required:
|
|
- compatible
|
|
- clocks
|
|
- '#clock-cells'
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
clock-controller {
|
|
compatible = "starfive,jh7110-pll";
|
|
clocks = <&osc>;
|
|
#clock-cells = <1>;
|
|
};
|