Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
23 lines
562 B
Plaintext
23 lines
562 B
Plaintext
Hisilicon Fast Ethernet MDIO Controller interface
|
|
|
|
Required properties:
|
|
- compatible: should be "hisilicon,hisi-femac-mdio".
|
|
- reg: address and length of the register set for the device.
|
|
- clocks: A phandle to the reference clock for this device.
|
|
|
|
- PHY subnode: inherits from phy binding [1]
|
|
[1] Documentation/devicetree/bindings/net/phy.txt
|
|
|
|
Example:
|
|
mdio: mdio@10091100 {
|
|
compatible = "hisilicon,hisi-femac-mdio";
|
|
reg = <0x10091100 0x10>;
|
|
clocks = <&crg HI3516CV300_MDIO_CLK>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
phy0: phy@1 {
|
|
reg = <1>;
|
|
};
|
|
};
|