Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
68 lines
1.4 KiB
YAML
68 lines
1.4 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/watchdog/fsl-imx7ulp-wdt.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Freescale i.MX7ULP Watchdog Timer (WDT) Controller
|
|
|
|
maintainers:
|
|
- Shawn Guo <shawnguo@kernel.org>
|
|
- Sascha Hauer <s.hauer@pengutronix.de>
|
|
- Fabio Estevam <festevam@gmail.com>
|
|
|
|
allOf:
|
|
- $ref: watchdog.yaml#
|
|
|
|
properties:
|
|
compatible:
|
|
oneOf:
|
|
- const: fsl,imx7ulp-wdt
|
|
- items:
|
|
- const: fsl,imx8ulp-wdt
|
|
- const: fsl,imx7ulp-wdt
|
|
- const: fsl,imx93-wdt
|
|
- items:
|
|
- enum:
|
|
- fsl,imx94-wdt
|
|
- const: fsl,imx93-wdt
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
|
|
fsl,ext-reset-output:
|
|
description:
|
|
When set, wdog can generate external reset from the wdog_any pin.
|
|
type: boolean
|
|
|
|
required:
|
|
- compatible
|
|
- interrupts
|
|
- reg
|
|
- clocks
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/clock/imx7ulp-clock.h>
|
|
|
|
watchdog@403d0000 {
|
|
compatible = "fsl,imx7ulp-wdt";
|
|
reg = <0x403d0000 0x10000>;
|
|
interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&pcc2 IMX7ULP_CLK_WDG1>;
|
|
assigned-clocks = <&pcc2 IMX7ULP_CLK_WDG1>;
|
|
assigned-clock-parents = <&scg1 IMX7ULP_CLK_FIRC_BUS_CLK>;
|
|
timeout-sec = <40>;
|
|
};
|
|
|
|
...
|