Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
87 lines
1.4 KiB
Devicetree
87 lines
1.4 KiB
Devicetree
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
|
|
|
|
#include "armada-385-clearfog-gtr.dtsi"
|
|
|
|
/ {
|
|
model = "SolidRun Clearfog GTR S4";
|
|
compatible = "solidrun,clearfog-gtr-s4", "marvell,armada385",
|
|
"marvell,armada380";
|
|
};
|
|
|
|
&sfp0 {
|
|
tx-fault-gpio = <&gpio0 24 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
&mdio {
|
|
switch0: ethernet-switch@4 {
|
|
compatible = "marvell,mv88e6085";
|
|
reg = <4>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&cf_gtr_switch_reset_pins>;
|
|
reset-gpios = <&gpio0 18 GPIO_ACTIVE_LOW>;
|
|
|
|
ethernet-ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
ethernet-port@1 {
|
|
reg = <1>;
|
|
label = "lan2";
|
|
phy-handle = <&switch0phy0>;
|
|
};
|
|
|
|
ethernet-port@2 {
|
|
reg = <2>;
|
|
label = "lan1";
|
|
phy-handle = <&switch0phy1>;
|
|
};
|
|
|
|
ethernet-port@3 {
|
|
reg = <3>;
|
|
label = "lan4";
|
|
phy-handle = <&switch0phy2>;
|
|
};
|
|
|
|
ethernet-port@4 {
|
|
reg = <4>;
|
|
label = "lan3";
|
|
phy-handle = <&switch0phy3>;
|
|
};
|
|
|
|
ethernet-port@5 {
|
|
reg = <5>;
|
|
phy-mode = "2500base-x";
|
|
ethernet = <ð1>;
|
|
|
|
fixed-link {
|
|
speed = <2500>;
|
|
full-duplex;
|
|
};
|
|
};
|
|
|
|
};
|
|
|
|
mdio {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
switch0phy0: ethernet-phy@11 {
|
|
reg = <0x11>;
|
|
};
|
|
|
|
switch0phy1: ethernet-phy@12 {
|
|
reg = <0x12>;
|
|
};
|
|
|
|
switch0phy2: ethernet-phy@13 {
|
|
reg = <0x13>;
|
|
};
|
|
|
|
switch0phy3: ethernet-phy@14 {
|
|
reg = <0x14>;
|
|
};
|
|
};
|
|
|
|
};
|
|
};
|