Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
41 lines
903 B
Devicetree
41 lines
903 B
Devicetree
// SPDX-License-Identifier: GPL-2.0-only
|
|
// Copyright (C) 2014 Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
|
|
|
|
#include "orion5x.dtsi"
|
|
|
|
/ {
|
|
compatible = "marvell,orion5x-88f5182", "marvell,orion5x";
|
|
|
|
soc {
|
|
compatible = "marvell,orion5x-88f5182-mbus", "simple-bus";
|
|
|
|
internal-regs {
|
|
pinctrl: pinctrl@10000 {
|
|
compatible = "marvell,88f5182-pinctrl";
|
|
reg = <0x10000 0x8>, <0x10050 0x4>;
|
|
|
|
pmx_sata0: pmx-sata0 {
|
|
marvell,pins = "mpp12", "mpp14";
|
|
marvell,function = "sata0";
|
|
};
|
|
|
|
pmx_sata1: pmx-sata1 {
|
|
marvell,pins = "mpp13", "mpp15";
|
|
marvell,function = "sata1";
|
|
};
|
|
};
|
|
|
|
core_clk: core-clocks@10030 {
|
|
compatible = "marvell,mv88f5182-core-clock";
|
|
reg = <0x10010 0x4>;
|
|
#clock-cells = <1>;
|
|
};
|
|
|
|
mbusc: mbus-controller@20000 {
|
|
compatible = "marvell,mbus-controller";
|
|
reg = <0x20000 0x100>, <0x1500 0x20>;
|
|
};
|
|
};
|
|
};
|
|
};
|