Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
29 lines
793 B
C
29 lines
793 B
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* This file contains the address data for various TI81XX modules.
|
|
*
|
|
* Copyright (C) 2010 Texas Instruments, Inc. - https://www.ti.com/
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_TI81XX_H
|
|
#define __ASM_ARCH_TI81XX_H
|
|
|
|
#define L4_SLOW_TI81XX_BASE 0x48000000
|
|
|
|
#define TI81XX_SCM_BASE 0x48140000
|
|
#define TI81XX_CTRL_BASE TI81XX_SCM_BASE
|
|
#define TI81XX_PRCM_BASE 0x48180000
|
|
|
|
/*
|
|
* Adjust TAP register base such that omap3_check_revision accesses the correct
|
|
* TI81XX register for checking device ID (it adds 0x204 to tap base while
|
|
* TI81XX DEVICE ID register is at offset 0x600 from control base).
|
|
*/
|
|
#define TI81XX_TAP_BASE (TI81XX_CTRL_BASE + \
|
|
TI81XX_CONTROL_DEVICE_ID - 0x204)
|
|
|
|
|
|
#define TI81XX_ARM_INTC_BASE 0x48200000
|
|
|
|
#endif /* __ASM_ARCH_TI81XX_H */
|