Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
32 lines
619 B
Devicetree
32 lines
619 B
Devicetree
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Copyright (c) 2020 Microchip Technology Inc. and its subsidiaries.
|
|
*/
|
|
|
|
&gpio {
|
|
cs14_pins: cs14-pins {
|
|
pins = "GPIO_44";
|
|
function = "si";
|
|
};
|
|
};
|
|
|
|
&spi0 {
|
|
pinctrl-0 = <&si2_pins>;
|
|
pinctrl-names = "default";
|
|
spi@e {
|
|
compatible = "spi-mux";
|
|
mux-controls = <&mux>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <14>; /* CS14 */
|
|
flash@6 {
|
|
compatible = "spi-nand";
|
|
pinctrl-0 = <&cs14_pins>;
|
|
pinctrl-names = "default";
|
|
reg = <0x6>; /* SPI2 */
|
|
spi-max-frequency = <42000000>;
|
|
rx-sample-delay-ns = <7>; /* Tune for speed */
|
|
};
|
|
};
|
|
};
|