Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
71 lines
1.5 KiB
C
71 lines
1.5 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Based on arch/x86/include/asm/arch_hweight.h
|
|
*/
|
|
|
|
#ifndef _ASM_RISCV_HWEIGHT_H
|
|
#define _ASM_RISCV_HWEIGHT_H
|
|
|
|
#include <asm/alternative-macros.h>
|
|
#include <asm/hwcap.h>
|
|
|
|
#if (BITS_PER_LONG == 64)
|
|
#define CPOPW "cpopw "
|
|
#elif (BITS_PER_LONG == 32)
|
|
#define CPOPW "cpop "
|
|
#else
|
|
#error "Unexpected BITS_PER_LONG"
|
|
#endif
|
|
|
|
static __always_inline unsigned int __arch_hweight32(unsigned int w)
|
|
{
|
|
if (!(IS_ENABLED(CONFIG_RISCV_ISA_ZBB) &&
|
|
IS_ENABLED(CONFIG_TOOLCHAIN_HAS_ZBB) &&
|
|
riscv_has_extension_likely(RISCV_ISA_EXT_ZBB)))
|
|
return __sw_hweight32(w);
|
|
|
|
asm (".option push\n"
|
|
".option arch,+zbb\n"
|
|
CPOPW "%0, %1\n"
|
|
".option pop\n"
|
|
: "=r" (w) : "r" (w) :);
|
|
|
|
return w;
|
|
}
|
|
|
|
static inline unsigned int __arch_hweight16(unsigned int w)
|
|
{
|
|
return __arch_hweight32(w & 0xffff);
|
|
}
|
|
|
|
static inline unsigned int __arch_hweight8(unsigned int w)
|
|
{
|
|
return __arch_hweight32(w & 0xff);
|
|
}
|
|
|
|
#if BITS_PER_LONG == 64
|
|
static __always_inline unsigned long __arch_hweight64(__u64 w)
|
|
{
|
|
if (!(IS_ENABLED(CONFIG_RISCV_ISA_ZBB) &&
|
|
IS_ENABLED(CONFIG_TOOLCHAIN_HAS_ZBB) &&
|
|
riscv_has_extension_likely(RISCV_ISA_EXT_ZBB)))
|
|
return __sw_hweight64(w);
|
|
|
|
asm (".option push\n"
|
|
".option arch,+zbb\n"
|
|
"cpop %0, %1\n"
|
|
".option pop\n"
|
|
: "=r" (w) : "r" (w) :);
|
|
|
|
return w;
|
|
}
|
|
#else /* BITS_PER_LONG == 64 */
|
|
static inline unsigned long __arch_hweight64(__u64 w)
|
|
{
|
|
return __arch_hweight32((u32)w) +
|
|
__arch_hweight32((u32)(w >> 32));
|
|
}
|
|
#endif /* !(BITS_PER_LONG == 64) */
|
|
|
|
#endif /* _ASM_RISCV_HWEIGHT_H */
|