Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
44 lines
1.0 KiB
C
44 lines
1.0 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
|
|
#ifndef _ASM_RISCV_ENTRY_COMMON_H
|
|
#define _ASM_RISCV_ENTRY_COMMON_H
|
|
|
|
#include <asm/stacktrace.h>
|
|
#include <asm/thread_info.h>
|
|
#include <asm/vector.h>
|
|
|
|
static inline void arch_exit_to_user_mode_prepare(struct pt_regs *regs,
|
|
unsigned long ti_work)
|
|
{
|
|
if (ti_work & _TIF_RISCV_V_DEFER_RESTORE) {
|
|
clear_thread_flag(TIF_RISCV_V_DEFER_RESTORE);
|
|
/*
|
|
* We are already called with irq disabled, so go without
|
|
* keeping track of riscv_v_flags.
|
|
*/
|
|
riscv_v_vstate_restore(¤t->thread.vstate, regs);
|
|
}
|
|
}
|
|
|
|
#define arch_exit_to_user_mode_prepare arch_exit_to_user_mode_prepare
|
|
|
|
void handle_page_fault(struct pt_regs *regs);
|
|
void handle_break(struct pt_regs *regs);
|
|
|
|
#ifdef CONFIG_RISCV_MISALIGNED
|
|
int handle_misaligned_load(struct pt_regs *regs);
|
|
int handle_misaligned_store(struct pt_regs *regs);
|
|
#else
|
|
static inline int handle_misaligned_load(struct pt_regs *regs)
|
|
{
|
|
return -1;
|
|
}
|
|
|
|
static inline int handle_misaligned_store(struct pt_regs *regs)
|
|
{
|
|
return -1;
|
|
}
|
|
#endif
|
|
|
|
#endif /* _ASM_RISCV_ENTRY_COMMON_H */
|