Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
30 lines
592 B
C
30 lines
592 B
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
#ifndef __ASM_VDSO_PROCESSOR_H
|
|
#define __ASM_VDSO_PROCESSOR_H
|
|
|
|
#ifndef __ASSEMBLER__
|
|
|
|
#include <asm/barrier.h>
|
|
#include <asm/errata_list.h>
|
|
#include <asm/insn-def.h>
|
|
|
|
static inline void cpu_relax(void)
|
|
{
|
|
#ifdef __riscv_muldiv
|
|
int dummy;
|
|
/* In lieu of a halt instruction, induce a long-latency stall. */
|
|
__asm__ __volatile__ ("div %0, %0, zero" : "=r" (dummy));
|
|
#endif
|
|
|
|
/*
|
|
* Reduce instruction retirement.
|
|
* This assumes the PC changes.
|
|
*/
|
|
ALT_RISCV_PAUSE();
|
|
barrier();
|
|
}
|
|
|
|
#endif /* __ASSEMBLER__ */
|
|
|
|
#endif /* __ASM_VDSO_PROCESSOR_H */
|