Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
24 lines
577 B
Plaintext
24 lines
577 B
Plaintext
# SPDX-License-Identifier: GPL-2.0
|
|
|
|
menuconfig CLK_SIFIVE
|
|
bool "SiFive SoC driver support"
|
|
depends on ARCH_SIFIVE || COMPILE_TEST
|
|
default ARCH_SIFIVE
|
|
help
|
|
SoC drivers for SiFive Linux-capable SoCs.
|
|
|
|
if CLK_SIFIVE
|
|
|
|
config CLK_SIFIVE_PRCI
|
|
tristate "PRCI driver for SiFive SoCs"
|
|
default ARCH_SIFIVE
|
|
select RESET_CONTROLLER
|
|
select RESET_SIMPLE
|
|
select CLK_ANALOGBITS_WRPLL_CLN28HPC
|
|
help
|
|
Supports the Power Reset Clock interface (PRCI) IP block found in
|
|
FU540/FU740 SoCs. If this kernel is meant to run on a SiFive FU540/
|
|
FU740 SoCs, enable this driver.
|
|
|
|
endif
|