Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
41 lines
951 B
C
41 lines
951 B
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Copyright(c) 2023, Intel Corporation. All rights reserved.
|
|
*/
|
|
#ifndef __XE_HECI_GSC_DEV_H__
|
|
#define __XE_HECI_GSC_DEV_H__
|
|
|
|
#include <linux/types.h>
|
|
|
|
struct xe_device;
|
|
struct mei_aux_device;
|
|
|
|
/*
|
|
* GSC HECI1 bit corresponds to bit15 and HECI2 to bit14.
|
|
* The reason for this is to allow growth for more interfaces in the future.
|
|
*/
|
|
#define GSC_IRQ_INTF(_x) BIT(15 - (_x))
|
|
|
|
/*
|
|
* CSC HECI1 bit corresponds to bit9 and HECI2 to bit10.
|
|
*/
|
|
#define CSC_IRQ_INTF(_x) BIT(9 + (_x))
|
|
|
|
/**
|
|
* struct xe_heci_gsc - graphics security controller for xe, HECI interface
|
|
*
|
|
* @adev : pointer to mei auxiliary device structure
|
|
* @irq : irq number
|
|
*
|
|
*/
|
|
struct xe_heci_gsc {
|
|
struct mei_aux_device *adev;
|
|
int irq;
|
|
};
|
|
|
|
int xe_heci_gsc_init(struct xe_device *xe);
|
|
void xe_heci_gsc_irq_handler(struct xe_device *xe, u32 iir);
|
|
void xe_heci_csc_irq_handler(struct xe_device *xe, u32 iir);
|
|
|
|
#endif /* __XE_HECI_GSC_DEV_H__ */
|