Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
53 lines
1.1 KiB
C
53 lines
1.1 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/* ICSSG Buffer queue helpers
|
|
*
|
|
* Copyright (C) 2021 Texas Instruments Incorporated - https://www.ti.com
|
|
*/
|
|
|
|
#include <linux/regmap.h>
|
|
#include "icssg_prueth.h"
|
|
|
|
#define ICSSG_QUEUES_MAX 64
|
|
#define ICSSG_QUEUE_OFFSET 0xd00
|
|
#define ICSSG_QUEUE_PEEK_OFFSET 0xe00
|
|
#define ICSSG_QUEUE_CNT_OFFSET 0xe40
|
|
#define ICSSG_QUEUE_RESET_OFFSET 0xf40
|
|
|
|
int icssg_queue_pop(struct prueth *prueth, u8 queue)
|
|
{
|
|
u32 val, cnt;
|
|
|
|
if (queue >= ICSSG_QUEUES_MAX)
|
|
return -EINVAL;
|
|
|
|
regmap_read(prueth->miig_rt, ICSSG_QUEUE_CNT_OFFSET + 4 * queue, &cnt);
|
|
if (!cnt)
|
|
return -EINVAL;
|
|
|
|
regmap_read(prueth->miig_rt, ICSSG_QUEUE_OFFSET + 4 * queue, &val);
|
|
|
|
return val;
|
|
}
|
|
EXPORT_SYMBOL_GPL(icssg_queue_pop);
|
|
|
|
void icssg_queue_push(struct prueth *prueth, int queue, u16 addr)
|
|
{
|
|
if (queue >= ICSSG_QUEUES_MAX)
|
|
return;
|
|
|
|
regmap_write(prueth->miig_rt, ICSSG_QUEUE_OFFSET + 4 * queue, addr);
|
|
}
|
|
EXPORT_SYMBOL_GPL(icssg_queue_push);
|
|
|
|
u32 icssg_queue_level(struct prueth *prueth, int queue)
|
|
{
|
|
u32 reg;
|
|
|
|
if (queue >= ICSSG_QUEUES_MAX)
|
|
return 0;
|
|
|
|
regmap_read(prueth->miig_rt, ICSSG_QUEUE_CNT_OFFSET + 4 * queue, ®);
|
|
|
|
return reg;
|
|
}
|