Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
115 lines
2.4 KiB
C
115 lines
2.4 KiB
C
// SPDX-License-Identifier: BSD-3-Clause-Clear
|
|
/*
|
|
* Copyright (C) 2016 Felix Fietkau <nbd@nbd.name>
|
|
*/
|
|
|
|
#include "mt76.h"
|
|
#include "dma.h"
|
|
#include "trace.h"
|
|
|
|
static u32 mt76_mmio_rr(struct mt76_dev *dev, u32 offset)
|
|
{
|
|
u32 val;
|
|
|
|
val = readl(dev->mmio.regs + offset);
|
|
trace_reg_rr(dev, offset, val);
|
|
|
|
return val;
|
|
}
|
|
|
|
static void mt76_mmio_wr(struct mt76_dev *dev, u32 offset, u32 val)
|
|
{
|
|
trace_reg_wr(dev, offset, val);
|
|
writel(val, dev->mmio.regs + offset);
|
|
}
|
|
|
|
static u32 mt76_mmio_rmw(struct mt76_dev *dev, u32 offset, u32 mask, u32 val)
|
|
{
|
|
val |= mt76_mmio_rr(dev, offset) & ~mask;
|
|
mt76_mmio_wr(dev, offset, val);
|
|
return val;
|
|
}
|
|
|
|
static void mt76_mmio_write_copy(struct mt76_dev *dev, u32 offset,
|
|
const void *data, int len)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < ALIGN(len, 4); i += 4)
|
|
writel(get_unaligned_le32(data + i),
|
|
dev->mmio.regs + offset + i);
|
|
}
|
|
|
|
static void mt76_mmio_read_copy(struct mt76_dev *dev, u32 offset,
|
|
void *data, int len)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < ALIGN(len, 4); i += 4)
|
|
put_unaligned_le32(readl(dev->mmio.regs + offset + i),
|
|
data + i);
|
|
}
|
|
|
|
static int mt76_mmio_wr_rp(struct mt76_dev *dev, u32 base,
|
|
const struct mt76_reg_pair *data, int len)
|
|
{
|
|
while (len > 0) {
|
|
mt76_mmio_wr(dev, data->reg, data->value);
|
|
data++;
|
|
len--;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mt76_mmio_rd_rp(struct mt76_dev *dev, u32 base,
|
|
struct mt76_reg_pair *data, int len)
|
|
{
|
|
while (len > 0) {
|
|
data->value = mt76_mmio_rr(dev, data->reg);
|
|
data++;
|
|
len--;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
void mt76_set_irq_mask(struct mt76_dev *dev, u32 addr,
|
|
u32 clear, u32 set)
|
|
{
|
|
unsigned long flags;
|
|
|
|
spin_lock_irqsave(&dev->mmio.irq_lock, flags);
|
|
dev->mmio.irqmask &= ~clear;
|
|
dev->mmio.irqmask |= set;
|
|
if (addr) {
|
|
if (mtk_wed_device_active(&dev->mmio.wed))
|
|
mtk_wed_device_irq_set_mask(&dev->mmio.wed,
|
|
dev->mmio.irqmask);
|
|
else
|
|
mt76_mmio_wr(dev, addr, dev->mmio.irqmask);
|
|
}
|
|
spin_unlock_irqrestore(&dev->mmio.irq_lock, flags);
|
|
}
|
|
EXPORT_SYMBOL_GPL(mt76_set_irq_mask);
|
|
|
|
void mt76_mmio_init(struct mt76_dev *dev, void __iomem *regs)
|
|
{
|
|
static const struct mt76_bus_ops mt76_mmio_ops = {
|
|
.rr = mt76_mmio_rr,
|
|
.rmw = mt76_mmio_rmw,
|
|
.wr = mt76_mmio_wr,
|
|
.write_copy = mt76_mmio_write_copy,
|
|
.read_copy = mt76_mmio_read_copy,
|
|
.wr_rp = mt76_mmio_wr_rp,
|
|
.rd_rp = mt76_mmio_rd_rp,
|
|
.type = MT76_BUS_MMIO,
|
|
};
|
|
|
|
dev->bus = &mt76_mmio_ops;
|
|
dev->mmio.regs = regs;
|
|
|
|
spin_lock_init(&dev->mmio.irq_lock);
|
|
}
|
|
EXPORT_SYMBOL_GPL(mt76_mmio_init);
|