Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
39 lines
1.1 KiB
C
39 lines
1.1 KiB
C
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
|
|
/*
|
|
* Copyright (c) 2019, The Linux Foundation. All rights reserved.
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_CLK_QCOM_DISP_CC_QCM2290_H
|
|
#define _DT_BINDINGS_CLK_QCOM_DISP_CC_QCM2290_H
|
|
|
|
/* DISP_CC clocks */
|
|
#define DISP_CC_PLL0 0
|
|
#define DISP_CC_MDSS_AHB_CLK 1
|
|
#define DISP_CC_MDSS_AHB_CLK_SRC 2
|
|
#define DISP_CC_MDSS_BYTE0_CLK 3
|
|
#define DISP_CC_MDSS_BYTE0_CLK_SRC 4
|
|
#define DISP_CC_MDSS_BYTE0_DIV_CLK_SRC 5
|
|
#define DISP_CC_MDSS_BYTE0_INTF_CLK 6
|
|
#define DISP_CC_MDSS_ESC0_CLK 7
|
|
#define DISP_CC_MDSS_ESC0_CLK_SRC 8
|
|
#define DISP_CC_MDSS_MDP_CLK 9
|
|
#define DISP_CC_MDSS_MDP_CLK_SRC 10
|
|
#define DISP_CC_MDSS_MDP_LUT_CLK 11
|
|
#define DISP_CC_MDSS_NON_GDSC_AHB_CLK 12
|
|
#define DISP_CC_MDSS_PCLK0_CLK 13
|
|
#define DISP_CC_MDSS_PCLK0_CLK_SRC 14
|
|
#define DISP_CC_MDSS_VSYNC_CLK 15
|
|
#define DISP_CC_MDSS_VSYNC_CLK_SRC 16
|
|
#define DISP_CC_SLEEP_CLK 17
|
|
#define DISP_CC_SLEEP_CLK_SRC 18
|
|
#define DISP_CC_XO_CLK 19
|
|
#define DISP_CC_XO_CLK_SRC 20
|
|
|
|
/* GDSCs */
|
|
#define MDSS_GDSC 0
|
|
|
|
/* Resets */
|
|
#define DISP_CC_MDSS_CORE_BCR 0
|
|
|
|
#endif
|