Greg Kroah-Hartman
598cf27219
Link: https://lore.kernel.org/r/20260217200002.683975158@linuxfoundation.org Tested-by: Florian Fainelli <florian.fainelli@broadcom.com> Tested-by: Takeshi Ogasawara <takeshi.ogasawara@futuring-girl.com> Tested-by: Peter Schneider <pschneider1968@googlemail.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Salvatore Bonaccorso <carnil@debian.org> Tested-by: Brett A C Sheffield <bacs@librecast.net> Tested-by: Mark Brown <broonie@kernel.org> Tested-by: Luna Jernberg <droidbittin@gmail.com> Tested-by: Ronald Warsow <rwarsow@gmx.de> Tested-by: Justin M. Forbes <jforbes@fedoraproject.org> Tested-by: Ron Economos <re@w6rz.net> Tested-by: Miguel Ojeda <ojeda@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
59 lines
1.7 KiB
C
59 lines
1.7 KiB
C
// SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
|
|
//
|
|
// Copyright (c) 2022 Mediatek Corporation. All rights reserved.
|
|
//
|
|
// Author: Allen-KH Cheng <allen-kh.cheng@mediatek.com>
|
|
// Tinghan Shen <tinghan.shen@mediatek.com>
|
|
//
|
|
// Hardware interface for mt8186 DSP code loader
|
|
|
|
#include <sound/sof.h>
|
|
#include "mt8186.h"
|
|
#include "../../ops.h"
|
|
|
|
void mt8186_sof_hifixdsp_boot_sequence(struct snd_sof_dev *sdev, u32 boot_addr)
|
|
{
|
|
/* set RUNSTALL to stop core */
|
|
snd_sof_dsp_update_bits(sdev, DSP_REG_BAR, ADSP_HIFI_IO_CONFIG,
|
|
RUNSTALL, RUNSTALL);
|
|
|
|
/* enable mbox 0 & 1 IRQ */
|
|
snd_sof_dsp_update_bits(sdev, DSP_REG_BAR, ADSP_MBOX_IRQ_EN,
|
|
DSP_MBOX0_IRQ_EN | DSP_MBOX1_IRQ_EN,
|
|
DSP_MBOX0_IRQ_EN | DSP_MBOX1_IRQ_EN);
|
|
|
|
/* set core boot address */
|
|
snd_sof_dsp_write(sdev, DSP_SECREG_BAR, ADSP_ALTVEC_C0, boot_addr);
|
|
snd_sof_dsp_write(sdev, DSP_SECREG_BAR, ADSP_ALTVECSEL, ADSP_ALTVECSEL_C0);
|
|
|
|
/* assert core reset */
|
|
snd_sof_dsp_update_bits(sdev, DSP_REG_BAR, ADSP_CFGREG_SW_RSTN,
|
|
SW_RSTN_C0 | SW_DBG_RSTN_C0,
|
|
SW_RSTN_C0 | SW_DBG_RSTN_C0);
|
|
|
|
/* hardware requirement */
|
|
udelay(1);
|
|
|
|
/* release core reset */
|
|
snd_sof_dsp_update_bits(sdev, DSP_REG_BAR, ADSP_CFGREG_SW_RSTN,
|
|
SW_RSTN_C0 | SW_DBG_RSTN_C0,
|
|
0);
|
|
|
|
/* clear RUNSTALL (bit31) to start core */
|
|
snd_sof_dsp_update_bits(sdev, DSP_REG_BAR, ADSP_HIFI_IO_CONFIG,
|
|
RUNSTALL, 0);
|
|
}
|
|
|
|
void mt8186_sof_hifixdsp_shutdown(struct snd_sof_dev *sdev)
|
|
{
|
|
/* set RUNSTALL to stop core */
|
|
snd_sof_dsp_update_bits(sdev, DSP_REG_BAR, ADSP_HIFI_IO_CONFIG,
|
|
RUNSTALL, RUNSTALL);
|
|
|
|
/* assert core reset */
|
|
snd_sof_dsp_update_bits(sdev, DSP_REG_BAR, ADSP_CFGREG_SW_RSTN,
|
|
SW_RSTN_C0 | SW_DBG_RSTN_C0,
|
|
SW_RSTN_C0 | SW_DBG_RSTN_C0);
|
|
}
|
|
|